

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

TITLE:

**A METHOD AND APPARATUS FOR
FLEXIBLE MEMORY FOR DEFECT TOLERANCE**

INVENTORS:

SAILESH KOTTAPALLI
MAHADEV NEMANI
KENNETH R. SMITS

Prepared by: Michael Nesheiwat,
Patent Engineer



Intel Corporation
2111 N.E. 25th Avenue; JF3-147
Hillsboro, OR 97124
Phone: (503) 712-1940 or
(503) 684-6200
Facsimile: (503) 264-1729

Express Mail No: EL414997091US

A METHOD AND APPARATUS FOR FLEXIBLE MEMORY FOR DEFECT TOLERANCE

This disclosure relates to efficient and flexible memory.

2. Background Information

As the technology for manufacturing integrated circuits advances and demand for increased cache memory performance, larger cache memories with smaller memory cells are desired. Typically, computing systems integrate cache memory with the micro-controller or microprocessor to increase performance by storing frequently accessed main memory locations in the cache memory.

Modern integrated circuit (IC) devices include large numbers of gates on a single semiconductor chip, with these gates interconnected so as to perform multiple and complex functions. The fabrication of an IC incorporating such Very Large Scale Integration (VLSI) must be error free, as a manufacturing defect may prevent the IC from performing all of the functions that an IC is designed to perform. Such demands require verification of the design of the IC and also various types of electrical testing after the IC is manufactured.

However, as the complexity of the ICs increase, so does the cost and complexity of verifying and electrically testing the individual IC. Testing and manufacturing costs and design complexity increase dramatically because of new manufacturing processes and smaller memory cells more susceptible to manufacturing defects.

To improve manufacturing yields, one typical solution is implementing redundant memory arrays, which is termed "redundancy". For example, a redundant array is enabled to replace a defective array within the memory. However, redundant arrays increase the size and manufacturing cost of the memory array. Another typical solution is in United States Patent

6,192,486, which bypasses defective memory arrays with a register and steering means.

However, this solution increases design complexity by requiring address index and register comparison means and decreases the array size by a predetermined amount.

5 BRIEF DESCRIPTION OF THE DRAWINGS

Subject matter is particularly pointed out and distinctly claimed in the concluding portion of the specification. The claimed subject matter, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

Fig. 1 is a block diagram of a cache memory in accordance with one embodiment.

Fig. 2 is a schematic diagram in accordance with one embodiment.

DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the claimed subject matter. However, it will be understood by those skilled in the art that the claimed subject matter may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not
 5 been described in detail so as not to obscure the claimed subject matter.

In general, designers and test engineers desire to increase manufacturing yields of integrated devices. Typically, redundancy arrays are implemented to replace defective memory arrays. However, redundant arrays increase the size of the memory and results in increased manufacturing costs. Thus, it is desirable to increase manufacturing yields of memory with minimal or no redundant arrays and with minimal logic.

Cache memories have a range of different architectures with respect to addresses locations mapped to predetermined cache locations. For example, cache memories may be direct mapped or fully associative. Alternatively, another cache memory is a set associative cache, which is a compromise between a direct mapped cache and fully associative cache. In a direct mapped cache, there is one address location in each set. Conversely, a fully associative cache that is N-way associative has a total number of N blocks in the cache. Finally, a set associative cache, commonly referred to as N-way set associative, divides the cache into a plurality of N ways wherein each address is searched associatively for a tag.

Figure 1 is a block diagram of a cache memory 100 in accordance with one embodiment.
 20 The claimed subject matter supports different cache memory architectures. In one embodiment, the cache memory 100 is a Level 0 cache (L0), the cache that is architecturally and/or physically closest to the computing processor. The claimed subject matter also supports an alternative

cache architecture scheme that refers to the closest cache as a Level 1 Cache (L1), rather than a L0 cache. However, the claimed subject matter is not limited to a specific level cache. For example, the cache memory may be a higher order cache, such as, a level two or level three.

In one embodiment, the cache memory represents a tag array for a three way set associative cache, with three ways designated as 102, 104, and 106. Each way 102, 104, and 106 contains a set of cache locations surrounded on each side by a column marked V and another column marked P. Each cache location is designated as a "cache line". The column marked V indicates whether the specific cache line is valid with respect to a prior art Modified-Exclusive-Shared-Invalid (MESI) protocol. The column marked P indicates whether the specific cache line is functioning properly or has a defect. In one embodiment, a single bit represents the P column and indicates the functionality of the cache line, wherein a binary value of "1" indicates the line is faulty. Alternatively, the P column can be programmed with several bits to indicate the functionality. One advantage of programming with several bits is to ensure a higher level of reliability in the event of a single error rate due to alpha ions. For example, if three bits are utilized to indicate the status of the P column and one bit is flipped from 1 to 0, there would be two of three bits with a binary one value. Thus, the P column would still indicate a faulty line despite an error in one of the P bits.

In one embodiment, a conventional six- transistor (6T) static random access memory cell stores the values of the bit or bits represented by the P column. In an alternative embodiment, a conventional register file cell that is well known in the art, represented in Figure 2, stores the values of the bit or bits represented by the P column. In yet another embodiment, a conventional fuse is programmed to store the value of the bit or bits represented by the P column.

As discussed earlier, the bit or bits in the P column for each way represents the functionality of each cache line. In order to determine the functionality of each cache line, a test of the cache memory 100 is initiated prior to setting the value of the P column bit or bits.

In one embodiment, the cache memory is integrated with a processor with a programmable built in self-test (PBIST) logic. The PBIST logic generates a plurality of test patterns to verify the functionality of individual cache lines. Thus, based on the results of the test patterns, the corresponding bit or bits in the P column are set to indicate the functionality of each cache line.

In another embodiment, the cache memory is coupled to a processor, and the PBIST logic is incorporated within the cache memory. In yet another embodiment, the cache memory is integrated with a processor that supports low-level software to initiate the diagnostic testing of the cache memory and to set the corresponding bit or bits in the P column. One example of low-level software or firmware is Intel's Platform Architecture Layer. In one embodiment, the bit or bits in the P column are read-only and the PBIST logic has the only ability to update the bit or bits in the P column. The read-only protection of the bit or bits in the P column may be implemented by disabling the PBIST logic during normal operation of the cache memory.

The determination of whether the cache lines are faulty is not limited to PBIST logic or low-level software. For example, automatic test pattern generation (ATPG) patterns may be generated and loaded into a plurality of scan chains within the cache memory. Subsequently, the ATPG patterns are utilized to test the cache memory to determine the functionality of the cache memory, specifically, the cache lines and set the corresponding bit or bits in the P column. In another example, a system incorporating the cache memory may be tested with system level or by functional level tests to verify functionality of the cache lines and set the corresponding bit or bits in the P column.

Although the claimed subject matter has been described with reference to specific
embodiments, this description is not meant to be construed in a limiting sense. Various
modifications of the disclosed embodiment, as well as alternative embodiments of the claimed
subject matter, will become apparent to persons skilled in the art upon reference to the
5 description of the claimed subject matter. It is contemplated, therefore, that such modifications
can be made without departing from the spirit or scope of the claimed subject matter as defined
in the appended claims.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000